

1 AMENDMENT RESPONSIVE TO OFFICE ACTION  
2  
3

4 IN THE SPECIFICATION

5 Applicant amends the Specification as follows:

7 On page 6 line 6 change "integrated" to "integrator".

8 On page 6 line 8 change "quantifier" to "quantizer".

RECEIVED

OCT 07 2003

10 Marked Up Paragraph:

Technology Center 2600

12 Referring to Figures 1A and 1B, first and second order  
13 modulators have been to modulate an analog input signal 10 into a  
14 modulated output 12. The output 12 is a binary output. In the  
15 first order sigma delta modulator of Figure 1 A. The input signal  
16 in fed into a summer 14 providing an input error signal that is fed  
17 into an integrated integrator 16. The input error signal from the  
18 summer 14 is integrated by the integrator 16 to form an accumulated  
19 error signal that becomes an input to a one bit quantifier  
20 quantizer 18. The output of the one bit quantizer 18 is the binary  
21 output 12 and is the sign of accumulated error signal. The output  
22 of the quantizer 18 is fed into the DAC 20 providing a converted  
23 error equal to a gain amplifier 22. A gain amplifier 22 provides  
24 gain G of the converted error signal from output of the DAC 20 to  
25 provide an amplified error signal to the summer 14. The amplified  
26 error signal output of the gain amplifier 22 is fed back into the  
27 summer 14 to be subtracted from the analog input signal 10 to  
28 provide input error signal. Hence, the first order modulator

B1

1 comprises a first order feedback loop. The first order feedback  
2 loop forces the average of the converted error signal output of the  
3 DAC 20 to be equal to the analog input signal 10 plus an error  
4 signal. The output of the first order modulator 12 is a series of  
5 +1 or -1 pulses of varying duration. The second order modulator of  
6 Figure 1B, comprises a first order feedback loop and a second order  
7 feedback loop. The second order feedback loop comprises a summer  
8 14a, integrator 16a, a the one bit quantizer 18, a DAC 20a, and a  
9 gain amplifier 22a, whereas the first order feedback loop comprises  
10 a summer 14b, integrator 16b, the one bit quantizer 18, a DAC 20b,  
11 and a gain amplifier 22b. The first order feedback loop serve to  
12 generate a first order input error signal at summer 14b, while the  
13 second order feedback loop serves to generate a second order input  
14 error signal of first order input error signal. The presence of a  
15 second order feedback loop reduces the magnitude of the overall  
16 error at the binary output 12. The binary output 12 of the sigma  
17 delta modulator is a series of pulses of +1 or -1 of varying  
18 duration. Hence, the sigma delta modulators convert the analog  
19 input 10 into the binary output 12. The sigma delta modulators  
20 have been used as modulators for digital communications, and as  
21 part of an analog to digital converter. These sigma delta  
22 modulators have been used in analog to digital converters  
23 comprising a sigma delta modulator and a digital filter. These  
24 sigma delta modulators have also been to as opposing modulators and  
25 demodulators in communication links for communicating an analog  
26 signal by transmitting a binary communication signal through the  
27 crosslink. In the sigma delta analog-to-digital converter, the  
28 sigma delta modulator and digital interpolating filter are an

B  
cont

1 integrated package. While sigma delta modulators offer analog  
2 signal modulation, these modulators have not been used for laser  
3 crosslink communication where digital signal samples rather than  
4 analog samples are desired. These and other disadvantages are  
5 solved or reduced using the invention.

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

///